

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/810,208	03/26/2004	Yuen Fai Wong	019959-004200US	8639
20350 TOWNSEND	7590 12/18/2007 AND TOWNSEND AND CREW, LLP		EXAMINER	
TWO EMBARCADERO CENTER			PATEL, CHANDRAHAS B	
EIGHTH FLOOR SAN FRANCISCO, CA 94111-3834			ART UNIT	PAPER NUMBER
SANTIA MOISCO, CATA TATA	300, 011 74111 3034		2616	
				·
			MAIL DATE	DELIVERY MODE
			12/18/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

1	Application No.	Applicant(s)				
Office Action Summary	10/810,208	WONG ET AL.				
omec Action Cammary	Examiner	Art Unit				
The MAILING DATE of this communication app	Chandrahas Patel	2616				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on <u>08 N</u>						
;_	,—					
. —	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) Claim(s) 1-70 is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
7) Claim(s) <u>1-70</u> is/are rejected. 7) Claim(s) is/are objected to.	6)⊠ Claim(s) <u>1-70</u> is/are rejected.					
8) Claim(s) are subject to restriction and/o	r election requirement.					
Application Papers						
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on 19 July 2004 is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority document		ion No				
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date						
3) X Information Disclosure Statement(s) (PTO/SB/08)	5) Notice of Informal F	Patent Application				
Paper No(s)/Mail Date <u>11/8/2007</u> . 6) Other:						

DETAILED ACTION

Response to Amendment

Applicant's amendments and arguments filed on 10/16/2007 have been fully considered and following rejection is formed based on applicant's arguments and amendments.

Information Disclosure Statement

1. The information disclosure statement filed 11/8/2007 fails to comply with 37 CFR 1.98(a)(2), which requires a legible copy of each cited foreign patent document; each non-patent literature publication or that portion which caused it to be listed; and all other information or that portion which caused it to be listed. It has been placed in the application file, but the information referred to therein has not been considered. Citation number GL is not considered by examiner. Examiner could not access submitted book from application number 11/621038 or 11/828246 as suggested by applicant. Examiner did a cursory review of IDS since applicant did not point out which portions of IDS are relevant.

Claim Rejections - 35 USC § 103

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 3. Claims 1-15, 18, 20-44, 46-48, 50-62, 64-70 are rejected under 35 U.S.C. 103(a) as being unpatentable over Maher, III et al. (USPN 6,654,373) in view of Scholten (USPN 7,126,956).

Regarding claim 1, Maher, III teaches a circuit for aggregating a plurality of input data streams from first processors into one data stream for a second processor, [Fig. 2, 100], the circuit comprising: a plurality of ingress data ports, each ingress data port adapted to receive an input data stream, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6,

10/810,208 Art Unit: 2616

lines 5-14, lines 10-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; an aggregation module coupled to the plurality of ingress data ports, the aggregation module adapted to analyze and combine the plurality of input data steams into one aggregated data stream in response to the priority factors [Fig. 2, 140, Col. 6, lines 15-25]; a memory coupled to the aggregation module, the memory adapted to store analyzed data packets [Fig. 2, 112]; and an output data port coupled to the aggregation module, the output data port adapted to output the aggregated data stream to the second processor [Fig. 2, 120].

However, Maher, III does not teach each data port is coupled to a corresponding processor and receives data from its corresponding processor.

Scholten teaches each data port is coupled to a corresponding processor and receives data from its corresponding processor [Col. 7, lines 47-49].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to couple a processor to each data port so that each processor can format data for its corresponding port [Col. 7, lines 49-53].

Regarding claims 2, 21, 40, 58, Maher, III teaches each of the first processors and the second processor transmits and receives a data stream through a logical interface providing logical interconnection between a Media Access Control sub layer (MAC) and a Physical layer (PHY) [Fig. 2, 102, 120, Abstract].

Regarding claim 3, Scholten teaches the first processors are Layer-2 switching processors [Col. 7, lines 53-57].

10/810,208 Art Unit: 2616

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have a Layer-2 switching processor since data received from physical layer has to be converted into layer 2 data.

Regarding claim 4, Maher, III teaches the second processor is a data packet processor [Fig. 4, 418].

Regarding claims 5, 22, 39, 57, Maher, III teaches memory is an external buffer memory [Fig. 2, 112].

Regarding claims 6, 14, Maher, III teaches an egress data input port adapted to receive a data stream from the second processor, the data stream formed of egress data packets [Fig. 4, 414 outputs the data to 404 through single port]; a plurality of egress data output ports, each adapted to output an output data stream to a corresponding one of the first processors [Fig. 4, multiple outputs shown going out of 404 to 402]; and a forwarding module coupled between the egress data input port and the egress data output port, the forwarding module adapted to forward an egress data packet in the data stream from the second processor to one of the egress data output port in response to destination information associated with the egress data packet [Fig. 4, 404, Col. 11, lines 14-17].

Regarding claim 7, Maher, III teaches ingress data ports include a first data port for receiving a first input data stream and a second data port for receiving a second input data stream [Fig. 2, 102, Col. 6, lines 5-10]; and aggregation module includes: a first packet analyzer coupled to the first data port, adapted to classify each of the ingress data packets in the first data stream into one of predetermined priority classes based on the priority factors [Fig. 2, 110, Col. 7, lines 41-44]; a second packet analyzer coupled to the second data port, adapted to classify

10/810,208 Art Unit: 2616

each of the ingress data packets in the second data stream into one of predetermined priority classes based on the priority factors [Fig. 2, 110, Col. 7, lines 41-44]; a queue module having a plurality of priority queues each provided for the corresponding priority class, adapted to store a packet descriptor of each of the analyzed data packets classified to the corresponding priority class, the packet descriptor containing a reference to a memory location of its analyzed data packet in memory, and a selection logic implementing a queue scheme, adapted to arbitrate and select a packet descriptor from among the priority queues [Fig. 2, 116, packets are stored in 132, Col. 7, lines 34-44]; a first write interface coupled to first packet analyzer, adapted to write the analyzed data packets into the memory at the memory location indicated by the corresponding packet descriptor [Col. 7, lines 34-36]; a second write interface coupled to second packet analyzer, adapted to write the analyzed data packets into memory at the memory location indicated by the corresponding packet descriptor [Col. 7, lines 34-36]; a common read interface coupled to queue selection logic, adapted to read a data packet corresponding to the selected packet descriptor from memory [Col. 8, lines 7-14]; and an output module to send the data packets read from memory to output data port as the aggregated data stream [Fig. 2, 120].

Regarding claims 8, 24, 33, 51, Maher, III teaches packet analyzer includes a data decoder coupled to ingress data port to decode a header of each ingress data packet to extract the priority factors [Fig. 2, 104, Col. 6, lines 15-25].

Regarding claims 9, 25, Maher, III teaches a read buffer is coupled to common read interface [Fig. 2, 136].

10/810,208 Art Unit: 2616

Regarding claims 10, 26, 37, 55, Maher, III teaches a data encoder is coupled to read buffer that encodes the data packets into an interface format corresponding to the first interface before sending from the output port [Col. 8, lines 26-28].

Regarding claims 11, 28, Maher, III teaches a write buffer coupled between first packet analyzer and first write interface [Fig. 2, 118].

Regarding claims 12, 13, 15, 29, 30, 35, 38, 53, 56, Scholten teaches a flow control module is adapted to assert a flow control if an amount of data stored in buffer exceeds a threshold [Col. 8, lines 7-29].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to assert a flow control signal if buffer exceeds a threshold so that port is not blocked if overflow occurs at a particular channel [Col 8, lines 7-29].

Regarding claim 18, Maher, III teaches a circuit for aggregating a plurality of input data streams from first processors into one data stream for a second processor [Fig. 2, 100], the circuit comprising: a plurality of ingress data ports, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; an aggregation module coupled to the plurality of ingress data ports, the aggregation module adapted to analyze and combine the plurality of input data steams into one aggregated data stream in response to the priority factors, the priority factors including an indication of whether the ingress packet contains protocol data or not [Fig. 2, 140, Col. 6, lines 15-25]; a memory coupled to the aggregation module, the memory adapted to store analyzed data

10/810,208 Art Unit: 2616

packets [Fig. 2, 112]; and an output data port coupled to the aggregation module, the output data port adapted to output the aggregated data stream to the second processor [Fig. 2, 120].

However, Maher, III does not teach each data port is coupled to a corresponding processor and receives data from its corresponding processor.

Scholten teaches each data port is coupled to a corresponding processor and receives data from its corresponding processor [Col. 7, lines 47-49].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to couple a processor to each data port so that each processor can format data for its corresponding port [Col. 7, lines 49-53].

Regarding claim 20, Maher, III teaches a circuit for aggregating a plurality of input data streams [Fig. 2, 100], the circuit comprising: an ingress data port adapted to receive the input data stream via a first data link having a first bandwidth, the input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; an aggregation module coupled to ingress data port, the aggregation module adapted to analyze and selectively recombine the ingress data packets in response to the priority factors [Col. 7, lines 41-52]; a memory coupled to the aggregation module, the memory adapted to store analyzed data packets [Fig. 2, 112]; and an output data port coupled to the aggregation module, the output data port adapted to output the aggregated data stream to the [Fig. 2, 120].

10/810,208 Art Unit: 2616

However, Maher, III does not teach generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth and ingress data port is coupled to first processor and output data port is coupled to second processor.

Scholten teaches generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth [Col. 3, lines 47-55], ingress data port is coupled to first processor and output data port is coupled to second processor [Fig. 3, 314, 316].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to generate a data stream having less bandwidth than first bandwidth so that users only utilize the bandwidth needed at a particular time [Col. 1, lines 53-57] and have processors on input and output port so that each processor can format data for transmission and reception [Col. 8, lines 38-50].

Regarding claim 23, Maher, III teaches aggregation module comprising: a packet analyzer adapted to classify each of the ingress data packets into one of predetermined priority classes based on the priority factors [Fig. 2, 110, Col. 7, lines 41-44]; a queue module comprising a plurality of priority queues each provided for the corresponding priority class, adapted to store a packet descriptor of each of the analyzed data packets classified to the corresponding priority class, the packet descriptor containing a reference to a memory location of its analyzed data packet in the memory, and a selection logic implementing a queue scheme, adapted to arbitrate and select a packet descriptor from among the priority queues [Fig. 2, 116, packets are stored in 132, Col. 7, lines 34-44]; a read interface coupled to the queue module, adapted to read a data packet corresponding to the selected packet descriptor from the memory

10/810,208 Art Unit: 2616

[Col. 8, lines 7-14]; and an output module to send the data packets read from the memory to the output data port as the aggregated data stream [Fig. 2, 120].

Regarding claim 27, Maher, III teaches a write interface coupled to the packet analyzer, adapted to write the analyzed data packets into the memory at the memory location indicated by the corresponding packet descriptor [Col. 7, lines 34-46].

Regarding claim 31, Maher, III teaches a circuit for generating a plurality of output data streams [Fig. 2, 100], the circuit comprising: an egress data input port adapted to receive the aggregated input data stream from the second processor via a first data link having a first bandwidth, the aggregated data stream formed of egress data packets [Fig. 4, 414 outputs the data to 404 through single port]; a plurality of egress data output ports, each adapted to output an output data stream to a corresponding one of the first processors [Fig. 4, multiple outputs shown going out of 404 to 402]; and a forwarding module coupled between the egress data input port and the egress data output port, the forwarding module adapted to forward an egress data packet in the data stream from the second processor to one of the egress data output port in response to destination information associated with the egress data packet [Fig. 4, 404, Col. 11, lines 14-17].

However, Maher III does not teach output data stream has a greater bandwidth than the first bandwidth and ingress data port is coupled to first processor and output data port is coupled to second processor.

Scholten teaches output data stream has a greater bandwidth than the first bandwidth [Col. 8, lines 1-6], ingress data port is coupled to first processor and output data port is coupled to second processor [Fig. 3, 314, 316].

10/810,208 Art Unit: 2616

It would have been obvious to one of ordinary skill in the art at the time the invention was made to output the second data stream with greater bandwidth so that more data can be added if higher bandwidth is available [Col. 8, lines 1-7] and have processors on input and output port so that each processor can format data for transmission and reception [Col. 8, lines 38-50].

Regarding claim 32, Maher, III, teaches a method for aggregating a plurality of input data streams [Fig. 2, 100], the method comprising: receiving an input data stream from, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; analyzing and classifying each of the ingress data packets into one of predetermined priority classes based on the priority factors [Fig. 2, 140, Col. 6, lines 15-25]; storing an analyzed data packet in a memory [Fig. 2, 112]; generating a packet descriptor for the analyzed ingress data packet, the packet descriptor containing a reference to a memory location of its analyzed data packet stored in the memory [Col. 9, lines 32-36, context is memory location for packets]; placing the packet descriptor in a priority queue corresponding to the priority class of the data packet [Col. 10, lines 58-67]; arbitrating and selecting a packet descriptor from among the priority queues using selection logic implementing a queue scheme [Col. 9, lines 47-51]; reading a data packet corresponding to the selected packet descriptor from the memory [Col. 9, lines 47-51]; and sending the data packets read from the memory as an aggregated data stream [Col. 8, lines 7-14].

However, Maher III does not teach first processor and second processors are used for sending and receiving data streams.

10/810,208 Art Unit: 2616

Scholten teaches first processor and second processors are used for sending and receiving data streams [Fig. 3, 314, 316].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have processors for input and output so that each processor can format data for transmission and reception [Col. 8, lines 38-50].

Regarding claim 34, 52, Maher, III teaches buffering the analyzed data packet in a write buffer before storing in the memory [Fig. 2, 118].

Regarding claim 36, 54, Maher, III teaches buffering the data packet read from the memory in a read buffer [Fig. 2, 118].

Regarding claim 41, 59, Maher, III teaches analyzing and classifying, generating, and storing are performed separately for each data stream [Col. 7, lines 38-40, Fig. 2, 110].

Regarding claim 42, 60, Maher, III teaches packet descriptors from each stream of a same priority class are placed in the same priority queue for that priority class [Col. 7, lines 41-53].

Regarding claim 43, 61, Maher, III teaches arbitrating and selecting, reading, and sending is performed as a single data channel [Fig. 2, Path 126].

Regarding claim 44, 62, Maher, III teaches protocol filtering to determine if the ingress data packet is a certain protocol packet [Col. 6, lines 22-25].

Regarding claim 46, Maher, III teaches a method for aggregating a plurality of input data streams [Fig. 2, 100], the method comprising: receiving an input data stream, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a

10/810,208 Art Unit: 2616

priority factor as discussed in applicant's specification]; generating an aggregated data stream by analyzing and combining the plurality of input data steams into one aggregated data stream in response to the priority factors, the priority factors including an indication of whether the ingress packet contains protocol data or not [Fig. 2, 140, Col. 6, lines 15-25]; and outputting the aggregated data stream [Fig. 2, 120].

However, Maher, III does not teach first processor and second processors are used for sending and receiving data streams, each first processor has a corresponding analyzer; and analyzing input data stream from the first processor using corresponding analyzer [Col. 5, lines 38-48].

Scholten teaches first processor and second processors are used for sending and receiving data streams [Fig. 3, 314, 316], each first processor has a corresponding analyzer; and analyzing input data stream from the first processor using corresponding analyzer so that packets can be routed to their unique destination [Col. 5, lines 38-48].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have processors for input and output so that each processor can format data for transmission and reception [Col. 8, lines 38-50].

Regarding claim 47, Maher, III teaches a method for aggregating data packets received from a first port for a second port [Fig. 2, 100], the method comprising: receiving the input data stream from the first port via a first data link having the first bandwidth, the input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; generating an aggregated data stream by

10/810,208

Art Unit: 2616

analyzing and selectively recombining the ingress data packets in response to the priority factors, the priority factors including an indication of whether the ingress packet contains protocol data or not [Fig. 2, 140, Col. 6, lines 15-25]; and outputting the aggregated data stream to the second port via a second data link having the second bandwidth [Col. 7, lines 47-52].

However, Maher, III does not teach generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth and first data port is coupled to first processor and second data port is coupled to second processor.

Scholten teaches generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth [Col. 3, lines 47-55], first data port is coupled to first processor and second data port is coupled to second processor [Fig. 3, 314, 316].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to generate a data stream having less bandwidth than first bandwidth so that users only utilize the bandwidth needed at a particular time [Col. 1, lines 53-57] and have processors on first and second port so that each processor can format data for transmission and reception [Col. 8, lines 38-50].

Regarding claim 48, Maher, III, teaches a method for aggregating a plurality of input data streams [Fig. 2, 100], the method comprising: receiving an input data stream from, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; analyzing and classifying each of the ingress data packets into one of predetermined priority classes based on the priority factors [Fig. 2, 140, Col. 6, lines 15-25]; storing an analyzed data packet in a memory [Fig. 2, 112];

10/810,208 Art Unit: 2616

generating a packet descriptor for the analyzed ingress data packet, the packet descriptor containing a reference to a memory location of its analyzed data packet stored in the memory [Col. 9, lines 32-36, context is memory location for packets]; placing the packet descriptor in a priority queue corresponding to the priority class of the data packet [Col. 10, lines 58-67]; arbitrating and selecting a packet descriptor from among the priority queues using selection logic implementing a queue scheme [Col. 9, lines 47-51]; reading a data packet corresponding to the selected packet descriptor from the memory [Col. 9, lines 47-51]; and sending the data packets read from the memory as an aggregated data stream [Col. 8, lines 7-14].

However, Maher III does not teach first processor and second processors are used for sending and receiving data streams, generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth.

Scholten teaches first processor and second processors are used for sending and receiving data streams [Fig. 3, 314, 316], generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth [Col. 3, lines 47-55].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have processors for input and output so that each processor can format data for transmission and reception [Col. 8, lines 38-50] and generate a data stream having less bandwidth than first bandwidth so that users only utilize the bandwidth needed at a particular time [Col. 1, lines 53-57].

Regarding claim 50, Maher, III, teaches an apparatus for aggregating a plurality of input data streams [Fig. 2, 100], the apparatus comprising: means for receiving an input data stream from, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14],

10/810,208 Art Unit: 2616

each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; means for analyzing and classifying each of the ingress data packets into one of predetermined priority classes based on the priority factors [Fig. 2, 140, Col. 6, lines 15-25]; means for storing an analyzed data packet in a memory [Fig. 2, 112]; means for generating a packet descriptor for the analyzed ingress data packet, the packet descriptor containing a reference to a memory location of its analyzed data packet stored in the memory [Col. 9, lines 32-36, context is memory location for packets]; means for placing the packet descriptor in a priority queue corresponding to the priority class of the data packet [Col. 10, lines 58-67]; means for arbitrating and selecting

a packet descriptor from among the priority queues using selection logic implementing a queue

packet descriptor from the memory [Col. 9, lines 47-51]; and means for sending the data packets

scheme [Col. 9, lines 47-51]; means for reading a data packet corresponding to the selected

However, Maher III does not teach first processor and second processors are used for sending and receiving data streams.

read from the memory as an aggregated data stream [Col. 8, lines 7-14].

Scholten teaches first processor and second processors are used for sending and receiving data streams [Fig. 3, 314, 316].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have processors for input and output so that each processor can format data for transmission and reception [Col. 8, lines 38-50].

Regarding claim 64, Maher, III teaches an apparatus for aggregating a plurality of input data streams [Fig. 2, 100], the apparatus comprising: means for receiving an input data stream,

10/810,208 Art Unit: 2616

each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; means for generating an aggregated data stream by analyzing and combining the plurality of input data steams into one aggregated data stream in response to the priority factors, the priority factors including an indication of whether the ingress packet contains protocol data or not [Fig. 2, 140, Col. 6, lines 15-25]; and means for outputting the aggregated data stream [Fig. 2, 120].

However, Maher, III does not teach first processor and second processors are used for sending and receiving data streams, each first processor has a corresponding analyzer; and analyzing input data stream from the first processor using corresponding analyzer [Col. 5, lines 38-48].

Scholten teaches first processor and second processors are used for sending and receiving data streams [Fig. 3, 314, 316], each first processor has a corresponding analyzer; and analyzing input data stream from the first processor using corresponding analyzer so that packets can be routed to their unique destination [Col. 5, lines 38-48].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have processors for input and output so that each processor can format data for transmission and reception [Col. 8, lines 38-50].

Regarding claim 65, Maher, III teaches an apparatus for aggregating data packets received from a first port for a second port [Fig. 2, 100], the apparatus comprising: means for receiving the input data stream from the first port via a first data link having the first bandwidth, the input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each

10/810,208 Art Unit: 2616

can be a priority factor as discussed in applicant's specification]; means for generating an aggregated data stream by analyzing and selectively recombining the ingress data packets in response to the priority factors, the priority factors including an indication of whether the ingress packet contains protocol data or not [Fig. 2, 140, Col. 6, lines 15-25]; and means for outputting the aggregated data stream to the second port via a second data link having the second bandwidth [Col. 7, lines 47-52].

However, Maher, III does not teach generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth and first data port is coupled to first processor and second data port is coupled to second processor.

Scholten teaches generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth [Col. 3, lines 47-55], first data port is coupled to first processor and second data port is coupled to second processor [Fig. 3, 314, 316].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to generate a data stream having less bandwidth than first bandwidth so that users only utilize the bandwidth needed at a particular time [Col. 1, lines 53-57] and have processors on first and second port so that each processor can format data for transmission and reception [Col. 8, lines 38-50].

Regarding claim 66, Maher, III, teaches an apparatus for aggregating a plurality of input data streams [Fig. 2, 100], the apparatus comprising: means for receiving an input data stream from, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or

10/810,208 Art Unit: 2616

protocol can be a priority factor as discussed in applicant's specification]; means for analyzing and classifying each of the ingress data packets into one of predetermined priority classes based on the priority factors [Fig. 2, 140, Col. 6, lines 15-25]; means for storing an analyzed data packet in a memory [Fig. 2, 112]; means for generating a packet descriptor for the analyzed ingress data packet, the packet descriptor containing a reference to a memory location of its analyzed data packet stored in the memory [Col. 9, lines 32-36, context is memory location for packets]; means for placing the packet descriptor in a priority queue corresponding to the priority class of the data packet [Col. 10, lines 58-67]; means for arbitrating and selecting a packet descriptor from among the priority queues using selection logic implementing a queue scheme [Col. 9, lines 47-51]; means for reading a data packet corresponding to the selected packet descriptor from the memory [Col. 9, lines 47-51]; and means for sending the data packets read from the memory as an aggregated data stream [Col. 8, lines 7-14].

However, Maher III does not teach first processor and second processors are used for sending and receiving data streams, generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth.

Scholten teaches first processor and second processors are used for sending and receiving data streams [Fig. 3, 314, 316], generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth [Col. 3, lines 47-55].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have processors for input and output so that each processor can format data for transmission and reception [Col. 8, lines 38-50] and generate a data stream having less

10/810,208 Art Unit: 2616

bandwidth than first bandwidth so that users only utilize the bandwidth needed at a particular time [Col. 1, lines 53-57].

Regarding claim 67, Maher, III teaches a program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine [Col. 11, lines 33-41] to perform a method for aggregating a plurality of input data streams [Fig. 2, 100], the method comprising: receiving an input data stream from, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification; analyzing and classifying each of the ingress data packets into one of predetermined priority classes based on the priority factors [Fig. 2, 140, Col. 6, lines 15-25]; storing an analyzed data packet in a memory [Fig. 2, 112]; generating a packet descriptor for the analyzed ingress data packet, the packet descriptor containing a reference to a memory location of its analyzed data packet stored in the memory [Col. 9, lines 32-36, context is memory location for packets]; placing the packet descriptor in a priority queue corresponding to the priority class of the data packet [Col. 10, lines 58-67]; arbitrating and selecting a packet descriptor from among the priority queues using selection logic implementing a queue scheme [Col. 9, lines 47-51]; reading a data packet corresponding to the selected packet descriptor from the memory [Col. 9, lines 47-51]; and sending the data packets read from the memory as an aggregated data stream [Col. 8, lines 7-14].

However, Maher III does not teach first processor and second processors are used for sending and receiving data streams, generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth.

10/810,208 Art Unit: 2616

Scholten teaches first processor and second processors are used for sending and receiving data streams [Fig. 3, 314, 316], generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth [Col. 3, lines 47-55].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have processors for input and output so that each processor can format data for transmission and reception [Col. 8, lines 38-50] and generate a data stream having less bandwidth than first bandwidth so that users only utilize the bandwidth needed at a particular time [Col. 1, lines 53-57].

Regarding claim 68, Maher, III teaches a program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine [Col. 11, lines 33-41] to perform a method for aggregating a plurality of input data streams [Fig. 2, 100], the method comprising: receiving an input data stream, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; generating an aggregated data stream by analyzing and combining the plurality of input data steams into one aggregated data stream in response to the priority factors, the priority factors including an indication of whether the ingress packet contains protocol data or not [Fig. 2, 140, Col. 6, lines 15-25]; and outputting the aggregated data stream [Fig. 2, 120].

However, Maher, III does not teach first processor and second processors are used for sending and receiving data streams, each first processor has a corresponding analyzer; and

10/810,208 Art Unit: 2616

analyzing input data stream from the first processor using corresponding analyzer [Col. 5, lines 38-48].

Scholten teaches first processor and second processors are used for sending and receiving data streams [Fig. 3, 314, 316], each first processor has a corresponding analyzer; and analyzing input data stream from the first processor using corresponding analyzer so that packets can be routed to their unique destination [Col. 5, lines 38-48].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have processors for input and output so that each processor can format data for transmission and reception [Col. 8, lines 38-50] and each first processor has a corresponding analyzer; and analyzing input data stream from the first processor using corresponding analyzer so that packets can be routed to their unique destination [Col. 5, lines 38-48].

Regarding claim 69, Maher, III teaches a program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine [Col. 11, lines 33-41] to perform a method for aggregating data packets received from a first port for a second port [Fig. 2, 100], the method comprising: receiving the input data stream from the first port via a first data link having the first bandwidth, the input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; generating an aggregated data stream by analyzing and selectively recombining the ingress data packets in response to the priority factors, the priority factors including an indication of whether the ingress packet contains protocol data or not [Fig. 2, 140, Col. 6, lines

10/810,208 Art Unit: 2616

15-25]; and outputting the aggregated data stream to the second port via a second data link having the second bandwidth [Col. 7, lines 47-52].

However, Maher, III does not teach generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth and first data port is coupled to first processor and second data port is coupled to second processor.

Scholten teaches generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth [Col. 3, lines 47-55], first data port is coupled to first processor and second data port is coupled to second processor [Fig. 3, 314, 316].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to generate a data stream having less bandwidth than first bandwidth so that users only utilize the bandwidth needed at a particular time [Col. 1, lines 53-57] and have processors on first and second port so that each processor can format data for transmission and reception [Col. 8, lines 38-50].

Regarding claim 70, Maher, III teaches a program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine [Col. 11, lines 33-41] to perform a method for aggregating a plurality of input data streams [Fig. 2, 100], the method comprising: receiving an input data stream from, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; analyzing and classifying each of the ingress data packets into one of predetermined priority classes based on the priority factors [Fig. 2, 140, Col. 6, lines 15-25]; storing an analyzed data packet in a memory [Fig. 2, 112]; generating a packet descriptor for the

10/810,208 Art Unit: 2616

analyzed ingress data packet, the packet descriptor containing a reference to a memory location of its analyzed data packet stored in the memory [Col. 9, lines 32-36, context is memory location for packets]; placing the packet descriptor in a priority queue corresponding to the priority class of the data packet [Col. 10, lines 58-67]; arbitrating and selecting a packet descriptor from among the priority queues using selection logic implementing a queue scheme [Col. 9, lines 47-51]; reading a data packet corresponding to the selected packet descriptor from the memory [Col. 9, lines 47-51]; and sending the data packets read from the memory as an aggregated data stream [Col. 8, lines 7-14].

However, Maher III does not teach first processor and second processors are used for sending and receiving data streams, generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth.

Scholten teaches first processor and second processors are used for sending and receiving data streams [Fig. 3, 314, 316], generating an aggregated data stream for a second data link having a second bandwidth smaller than the first bandwidth [Col. 3, lines 47-55].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have processors for input and output so that each processor can format data for transmission and reception [Col. 8, lines 38-50] and generate a data stream having less bandwidth than first bandwidth so that users only utilize the bandwidth needed at a particular time [Col. 1, lines 53-57].

10/810,208 Art Unit: 2616

4. Claim 16 is rejected under 35 U.S.C. 103(a) as being unpatentable over Maher, III et al. (USPN 6,654,373) in view of Scholten (USPN 7,126,956) as applied to claim 15 above, and further in view of Manaka et al. (USPN 6,421,352).

Regarding claim 16, the references teach a circuit as discussed in rejection of claim 15.

However, the references do not teach inserting a pause control packet when queue exceeds a threshold.

Manaka teaches inserting a pause control packet when queue exceeds a threshold [Col. 2, lines 25-28].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to insert a pause control packet when congestion occurs so that only one of the LAN connections is interrupted instead of all [Col. 4, lines 62-66].

5. Claims 17, 49 is rejected under 35 U.S.C. 103(a) as being unpatentable over Maher, III et al. (USPN 6,654,373) in view of Scholten (USPN 7,126,956) and Abbas et al. (USPN 6,810,046).

Regarding claim 17, Maher, III teaches a circuit for aggregating a plurality of input data streams from first processors into one data stream for a second processor, [Fig. 2, 100], the circuit comprising: a plurality of ingress data ports, each input data stream formed of ingress data packets [Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; an aggregation module coupled to the plurality of ingress data ports, the aggregation module adapted to analyze and combine the plurality of input data steams into

10/810,208 Art Unit: 2616

one aggregated data stream in response to the priority factors [Fig. 2, 140, Col. 6, lines 15-25]; a memory coupled to the aggregation module, the memory adapted to store analyzed data packets [Fig. 2, 112]; and an output data port coupled to the aggregation module, the output data port adapted to output the aggregated data stream to the second processor [Fig. 2, 120].

However, Maher, III does not teach that the device is a field programmable logic device (FPLD) and each data port is coupled to a corresponding processor and receives data from its corresponding processor.

Abbas teaches that FPLD can act as such device [Fig. 3, 540]. Scholten teaches each data port is coupled to a corresponding processor and receives data from its corresponding processor [Col. 7, lines 47-49].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have a FPLD implement the device so that configuration of the aggregation module can be changed after it has been fabricated and can be programmed to match the need of system and couple a processor to each data port so that each processor can format data for its corresponding port [Col. 7, lines 49-53].

Regarding claim 49, Maher, III teaches a method for aggregating a plurality of input data streams from first processors into one data stream for a second processor, the first process ors and the second processor being provided on an electronic circuit substrate [Fig. 2, 100], the method comprising: providing a *device* coupled between the first processors and second processors [Fig. 2, 140]; providing an ingress data interface between each of the first processors and the *device*, each ingress data interface being adapted to couple an input data stream from a corresponding first processor to the *device*, each input data stream formed of ingress data packets

10/810,208 Art Unit: 2616

[Fig. 2, 102, Col. 6, lines 5-14], each ingress data packet including priority factors coded therein [Col. 6, lines 22-25, type or protocol can be a priority factor as discussed in applicant's specification]; providing a memory coupled to the *device*, the memory adapted to store analyzed data packets [Fig. 2, 112]; providing an output data interface between the *device* and the second processor, the output data interface being adapted to couple the aggregated data stream to the second processor [Fig. 2, 120]; and programming the *device* such that the *device* analyzes and combines the plurality of input data steams into one aggregated data stream in response to the priority factors [Fig. 2, 140, Col. 6, lines 15-25].

However, Maher, III does not teach that the device is a field programmable logic device (FPLD) and each data port is coupled to a corresponding processor and receives data from its corresponding processor.

Abbas teaches that FPLD can act as such device [Fig. 3, 540]. Scholten teaches each data port is coupled to a corresponding processor and receives data from its corresponding processor [Col. 7, lines 47-49].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have a FPLD implement the device so that configuration of the aggregation module can be changed after it has been fabricated and can be programmed to match the need of system and couple a processor to each data port so that each processor can format data for its corresponding port [Col. 7, lines 49-53].

10/810,208 Art Unit: 2616

6. Claims 19, 45, 63 are rejected under 35 U.S.C. 103(a) as being unpatentable over Maher, III et al. (USPN 6,654,373) in view of Scholten (USPN 7,126,956) as applied to claims 18, 44 and 62 above, and further in view of Mackiewich et al. (USPN 7,212,536).

Regarding claim 19, Maher, III teaches priority factors include per-port priority [Col 3, lines 34-37].

However, Maher, III does not teach priority factors include VLAN priority.

Mackiewich teaches priority factors include VLAN priority [Abstract].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have VLAN priority so that different treatment can be given to connections with different priority [Col. 1, lines 7-11].

Regarding claims 45, 63, Maher, III teaches priority factors comprise protocol filter priority [Col. 1, lines 6-8], per-port priority [Col 3, lines 34-37].

However, Maher, III does not teach priority factors include VLAN priority.

Mackiewich teaches priority factors include VLAN priority [Abstract].

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have VLAN priority so that different treatment can be given to connections with different priority [Col. 1, lines 7-11].

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chandrahas Patel whose telephone number is 571-270-1211. The examiner can normally be reached on Monday through Thursday 7:30 to 17:00 EST.

10/810,208

Art Unit: 2616

Page 28

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Ngo can be reached on 571-272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

CBP

HICKY Q. NGO SUPERVISORY PATENT EXAMINER